

Compal confidential BAP00 schematic document

Sky Lake-H platform with nVIDIA N17E-G1
Kaby Lake-H platform with nVIDIA N17E-G1
Kaby Lake-H platform with nVIDIA N17P-G0-B/N17P-G1-B
Rev: 1.0(A00) PVT
2016/09/05(BOM 2016/09/06)

@ : Nopop component
EMI@ / @EMI@ : EMI pop / unpop part
ESD@ / @ESD@ : ESD pop / unpop part
RF@ / @RF@ : RF pop / unpop part
CONN@ : Connector component
CMC@ : CMC debug
TBT@ : Thunderbolt
PD@ : Thunderbolt PD
SKL@ : Sky lake CPU
KBL@ : Kaby lake CPU
N17E@ : N17E-G1
N17P@ : N17P-G1-B / N17P-G0-B

PR8211 PR8211
34.8K 0402_1% 30K 0402_1%
SAMSUNG@ MICRON@


PR8215 PR8215
52.3K 0402_1% 68.1K 0402_1%
SAMSUNG@ MICRON@

DAX PCB
DAZ18F00100
PCB 18F LA-B752P REV0 M/B 8
R1@

DAX PCB
DAZ18F00101
PCB 18F LA-B752P REV0 M/B 8
R3@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	Cover sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D581P
				Date Wednesday, September 07, 2016	Rev 0.4
				Sheet 1	of 80

Block Diagram



Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x13
1	12K +/- 1%	0.347V	0.354V	0.360V	0x14 - 0x1E
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1F - 0x25
3	20K +/- 1%	0.541V	0.550V	0.559V	0x26 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3A
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3B - 0x45
6	43K +/- 1%	0.978V	0.992V	1.006V	0x46 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA4
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA45- 0xAF
13	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC0 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD4
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD5 - 0xDD
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDE - 0xFF0
19	NC	3.000V	3.300V	3.300V	0xFF1 - 0xFF

Voltage Rails

Power Plane	Description	S0	S3	S4 / S5
VIN	Adapter power supply	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF
+VCCGT	Sliced graphics power rail	ON	OFF	OFF
+0.6VS	DDR4 +0.6VS power rail for DDR terminator	ON	OFF	OFF
+1VALW	System +1VALW power rail	ON	ON	ON*
+1V_PCH_PRIM	System +1VALW power rail	ON	ON	ON*
+VCCIO	+1.0VS IO power rail	ON	OFF	OFF
+PEX_VDD	+1.0VS power rail for GPU	ON	OFF	OFF
+1.35VS_VGA	+1.35~1.55VS power rail for GPU	ON	OFF	OFF
+1.2V_DDR	DDR4 +1.2V power rail	ON	ON	OFF
+VCCST	+1.0V power rail for CPU	ON	ON	OFF
+VCCSTG	+1.0VS power rail for CPU	ON	OFF	OFF
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3V_PCH	+3VALW power for PCH DSW rails	ON	ON	ON*
+LAN_IO	+3VALW power for LAN power rails	ON	ON	ON*
+3VS	System +3VS power rail	ON	OFF	OFF
+1V8_AON	+1.8VS power rail for GPU	ON	OFF	OFF
+3V3_SYS	+3VS power rail for GPU	ON	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	OFF	OFF
+RTC_CELL	RTC power	ON	ON	ON
+VCCSA	System Agent power rail	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

PCH-H, HM170

HSIO	USB3	PCIe	SATA3	Function
1	1			JUSB1,type A
2	2			JUSB3,type C
3	3			Caldera
4	4			JUSB2,type A
5	5			JUSB3,type C
6	6			
7	7	1		
8	8	2		
9	9	3		
10	10	4		
11		5		LAN
12		6		WLAN
13		7		
14		8		
15		9	0	JSSD1 M.2 2280 SATA PCIe x4
16		10	1	
17		11		
18		12		JSSD2 M.2 2280 SATA PCIe x4
19		13	0	
20		14	1	
21		15	2	
22		16	3	

USB2	Function
1	JUSB1(Powershare)
2	JUSB2
3	Caldera
4	ELC
5	Bluetooth
6	Touch screen
7	Camera
8	JUSB3
9	
10	
11	
12	
13	
14	

Board ID TABLE

ID	SKL	KBL
0	EVT	
1	DVT1	EVT
2	DVT1.1	
3	DVT2	
4	GC6	
5	MP	
6		DVT1
7		DVT2
8		DVT2.1/GC6
9		MP

Part No.	Name	BOM
431A3131L01	SKL I5 G1 DIS 6G	SKL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@
431A3131L02	SKL I7 G1 DIS 6G	SKL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@
431A3131L03	KBL I5 G1 DIS	KBL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@
431A3131L04	KBL I7 G1 DIS	KBL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@

Symbol Note :



Digital Ground



Analog Ground

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes list
				Size Document Number
				LA-D581P
				Rev 0.4
				Date: Wednesday, September 07, 2016
				Sheet 4 of 80

Thunderbolt RX reverse

Caldera RX reverse

PEG RX reverse

Thunderbolt TX reverse

Caldera TX reverse


PEG TX reverse

CPU1 CPU@
SA000097D2L
SKL-H_BGA1440

Thunderbolt DDI


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2015/09/18		2016/09/18		CPU(I/7) DMI,PEG,DDI,EDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				LA-D581P	0.4
Date: Wednesday, September 07, 2016		Sheet		7	of 80

Interleave




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU(2/7) DDR4		
				Size Document Number		
				LA-D581P		
				Date:	Wednesday, September 07, 2016	Sheet 8 of 80









PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port









PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) ★00: x8,x4,x4 - Device 1 functions 1 and 2 enabled






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU(3/7) CFG,XDP
Size	Document Number	LA-D581P	Rev	0.4
Date:	Wednesday, September 07, 2016	Sheet	9	of 80








Security Classification	Compal Secret Data			Compal Electronics, Inc. CPU(S/7) +VCCSA,+VCCIO LA-D581P		
Issued Date	2015/09/18	Deciphered Date	2016/09/18			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						0.4
Date:				Wednesday, September 07, 2016	Sheet	11 of 90




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU(6/7) +VCCGT	
Size	Document	Number	Rev	0.4	
Date:		Wednesday, September 07, 2016		Sheet	12 of 80




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title CPU(7/7) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGNER AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-D581P
				Rev 0.4	
Date: Wednesday, September 07, 2016				Sheet	13 of 80

4H, RVS


Layout Note:
Place near JDIMM1.257,259







Layout Note:
Place near JDIMM1.258



Layout Note:
Place near JDIMM1.255





Layout Note:
Place near JDIMM1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	DDR4 DIMMA,RVS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, September 07, 2016
				Sheet	14 of 80
				Rev	0.4



Layout Note:
Place near JDIMM2.257,259




Layout Note:
Place near JDIMM2.255




The diagram illustrates a DDR3 memory module with two banks of memory chips. The top bank is connected to a +1.2V_VDDR supply and contains chips CD32, CD33, CD34, CD35, CD36, CD37, CD38, and CD39. The bottom bank is connected to a +1.2V_DDR supply and contains chips CD33, CD34, CD35, CD36, CD37, CD38, CD39, and CD33. Each chip is connected to a common data bus and has its own address and data pins. The module is labeled 'CD33 220U_D7_2VM_R6M'.



Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	DDRA DIMMB STD LA-D581P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET OF INFORMATION IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.4
				Date:	
				Wednesday, September 07, 2016	
				Sheet	1 of 80





LAN
WLAN


Right side JUSB1

Left side J USB3
















Left side J USB3

Caldera




Left side J USB2



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-D581P
				Rev 0.4
				Date: Wednesday, September 07, 2016
				Sheet 19 of 80




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (6/7) PWR
				Size Document Number
				LA-D581P
				Rev 0.4
				Date: Wednesday, September 07, 2016
				Sheet 21 of 80




Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (7/7) VSS			
				Size	Document Number	Rev	0.4
				LA-D581P			
Date: Wednesday, September 07, 2016				Sheet	22	of	80

IN1_AEQ#, IN2_AEQ#
Automatic EQ disable internal pull down at ~150KΩ, 3.3V I/O
L: Automatic EQ enable (default)
H: Automatic EQ disable



IN1_PEQ#, IN2_PEQ#
Programmable input equalization levels internal pull down at ~150KΩ, 3.3V I/O
L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
H: HEQ, compensate channel loss up to 14.5dB @ HBR2
M: LLEQ, compensate channel loss up to 8.5dB @ HBR2



S1	OE	output	function
L	L	A=B1	DGPU
H	L	A=B2	IGPU
X	H		


I2C_CTL_EN
I2C Control Enable; internal pull down at ~150KΩ, 3.3V I/O
L: Pin control mode is selected
H: I2C control is selected with default address 0x66/67
M: I2C control is selected with alternative address 0x08/09

PI0
Auto test enable; internal pull down at ~150KΩ, 3.3V I/O
L: Auto test disable & input of offset cancellation enable (default)
H: Auto test enable & input of offset cancellation enable
M: Auto test disable & input of offset cancellation disable


PC0
AUX interception disable or Port y (y = 1, 2). Internal pull down at ~150KΩ, 3.3V I/O
L: AUX interception enable driver configuration is set by link training (default)
H: AUX interception disable driver output with fixed 50 Ohm and 0dB
M: AUX interception disable driver output with fixed 40 Ohm and 0dB

PC1
Output swing adjustment for Port y (y = 1, 2). Internal pull down at ~150KΩ, 3.3V I/O
L: default
H: +20%
M: -16.7%

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP MUX PS8331B
Size	Document	Number	Rev	0.4
Customer	LA-D581P		Date	Wednesday, September 07, 2016
Sheet	24	of	80	




Camera power






IR_LED+
IR_LED+
IR_LED+/NC
IR_LED-/DET , connect to PCH GPIO
IR_LED-
IR_LED-
Diglog_loop , connect to PCH GPIO
DGND
D+
D-
USB3V3
MIC_SIG
MIC_CLK
DGND


Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2015/09/18	Deciphered Date		2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						eDP/camera/TS		
						Size	Document Number	Rev
						Custom	LA-D581P	0.4
Date:		Wednesday, September 07, 2016		Sheet	25 of 80			




Function	S	OE#
mini DP cable	L	L
mini DP dongle	H	L



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/09/18				Title			
Deciphered Date				2016/09/18				Mini DP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				Custom				LA-D581P			
				Date				Wednesday, September 07, 2016			
				Sheet				26 of 80			
				Rev				0.4			





M.2 2230 slot(type E)



The diagram illustrates the electrical connection between the PEDET module and the JSSD1 module. The PEDET module is shown on the left, with its pins connected to the JSSD1 module's pins on the right. The connections include:


- PCIe Signals:** Multiple pairs of signals for PCIe PRX, PTX, DTX, and DRX are connected between the modules.
- Clock Signals:** CLK_PCIE_N1 and CLK_PCIE_P1 are connected to the JSSD1 module.
- Power and Ground:** The PEDET module is connected to +3VS_SSD and GND. The JSSD1 module is connected to +3VS_SSD, 3.3Vaux, and GND.
- Control Signals:** PEDET# and SUSCLK are connected to the JSSD1 module.
- Connector:** The connection is made via a connector labeled LCN_DANOS-67406-0103.

PEDET	Module Type
0	SATA
1	PCIE




The diagram illustrates the internal connections of the LCN_DAN05-67406-0103 module for the PEDET pin. The module's internal components are shown in a central box, with pins 1 through 59. The PEDET pin is connected to the module's internal PEDET pin. The diagram also shows the connection of the PEDET pin to the module's internal PEDET pin. The diagram is a detailed schematic showing the internal connections of the module.


PEDET	Module Type
0	SATA
1	PCIE










Security Classification		Compal Secret Data		Compal Electronics, Inc. NGFF SSD	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D581P Date: Wednesday, September 07, 2016 Sheet 29 of 80	







Security Classification		Compal Secret Data	
Issued Date	2015/09/18	Deciphered Date	2016/09/18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Document Number		LAN E2400	
Rev		0.4	
Date		Wednesday, September 07, 2016	
Sheet		30 of 80	





RA58.1 should from RA57.1 directly
RA59.1 should from RA57.2 directly
RA61.1 should from JSPK.4 directly


RA63.1 should from RA60.1 directly
RA64.1 should from RA60.2 directly
RA65.1 should from JSPK.2 directly








Int. Speaker Conn.

40 mils = For 4 ohm 3W Speaker
Close to UA1 Pin42,43,44,45


Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-
Speaker 4 ohm : 40 mil
Speaker 8 ohm : 20 mil






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ALC1309
Size	Document Number	Rev	Date	
	1A-D581P	0.4	Wednesday, September 07, 2016	
			Sheet	32 of 80




Security Classification	Compel Secret Data			Title	<i>Compel Electronics, Inc.</i>		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Size	USB3.0/2.0 (Type A) x2		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE CUSTOMER OF THE INFORMATION DIVISION TO THE R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Drawing No. LA-D581P Wednesday, September 07, 2016		
				Sheet	35 of 80		



GigaDevice ,GD25Q80CSIGR ,SA000095R10
MXIC, MX25L8006EM2I-12G , SA000041000





To power board




To logo board

Touchpad LED circuit




To touchpad module




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2015/09/18		2016/09/18		ELC 2/TP/PWR/LOGO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Document Number		LA-D581P	
		Date		Wednesday, September 07, 2016	
		Sheet		38 of 80	

KB Backlight


AD3 0
AD2 0
AD1 1
AD0 0



KB BL LED





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					KBBL		
					Size	Document Number	Rev
					Custmr	LA-D581P	0.4
Date:					Wednesday, September 07, 2016		
Sheet					39 of 80		




Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2015/05/18	Designed Date	2015/05/18	Ver	NKRO KB
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMFUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. IT IS TO BE KEPT UNDER STRICT CONTROL AND NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMFUL ELECTRONICS, INC.</p>					
Drawn	LA-D581P	Checked	LA-D581P	Rev	04
Printed	Wednesday, September 27, 2015	Sheet	48	of	50


Caldera connector




PCIE_CLK_BUFFER



To CPU



Form Caldera




Form Caldera




Tie 1kΩ to VDD = Register Access S MBUS I ave mode
 FLOAT = Read External EEPROM (Master SMBUS Mode)
 Tie 1kΩ to GND = # n Mode




EQ*MB



DEM*EGPU




Security Classification		Control Secret Data		Compul Electronics, Inc.	
Issued Date	2015/05/18	Designated Date	2016/05/18	Ver	Caldera docking
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</small>					
Doc No	LA-D581P	Rev	04	Page	41 of 81




Security Classification	Compul Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Compul Electronics, Inc. FANThermal Doc ID: LA-5581P Date: Dec 08 2017
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY DIVISION OF R&D DEPARTMENT OR AS AUTHORIZED BY COMPANY, ELSEWHERE WITHOUT THE WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC.			Rev 0.4 Date: Dec 08 2017 Sheet 42 of 53	


Power ON circuit



20m ohm/6A per channel




+VCCST switch
4.4mohm/6A
TR=12.5us@Vin=1.05V



Main source
2nd source
3rd source
4th source

+VCCSTG switch
4.4mohm/6A
TR=12.5us@Vin=1.05V




Main source
2nd source
3rd source
4th source


add for power down sequence

For meet tPLT17 & tCPU28 power down sequence.
tPLT17 : 1us (Max)
tCPU28 : 1us (Max)






For meet tPLT15 power down sequence(Un-Stuff)
tPLT15 : 1us (Max)



+1.2V_VCCPLL_OC switch
22mohm/4A
TR=520us@Vin=0.8V



Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	DC/DC interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.4
				Date	Wednesday, September 07, 2016
				Sheet	45 of 80








	22uF	10uF	4.7uF	1uF	0.1uF
PEX_VDD	1	1	2	4	
PEX_HVDD	1	2	2	4	


Security Classification	Compal Secret Data	2016/05/16	2016/05/16
Issued Date	2016/05/16	Discarded Date	2016/05/16
Rev	1	Rev	1
Rev	1	Rev	1
Rev	1	Rev	1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW.


LA-DS81P








	22uF	10uF	4.7uF	1uF	0.1uF
IFPx_IOVDD			2		4
IFPx_PLLVDD	1				2





Security Classification		Compal Secret Data						
Issued Date		2015/09/18		Deciphered Date		2016/09/18		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				
				N17E-G1(2/6) eDP, HDMI, mDP				
				Size	Document Number			Rev
				LA-D581P			0.4	
Date:		Wednesday, September 07, 2016		Sheet	47	of	50	




	47uF	22uF	10uF	4.7uF	1uF	0.1uF
VID_PLLVDD	1		1			1
SP_PLLVDD		1				6
GPCPLL_AVDD						



Function	VROM_SEL
COM = NC	L
COM = NO	H



DGPU VBIOS ROM





Opt i ms VB OS ROM


N17E VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
SAMSUNG , K4G80325FB-HC25	L	L	L	H	L	L	0
MICRON , MT51J256M32HF-80:A	H	L	L	H	L	L	1
HYNIX , H5GQ8H24MJR-R4C	L	H	L	H	L	L	2


N17P VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
SAMSUNG , K4G80325FB-HC28	L	L	L	H	L	L	0
MICRON , MT51J256M32HF-70:A	H	L	L	H	L	L	1
HYNIX , H5GC8H24MJR-R0C	L	H	L	H	L	L	2
SAMSUNG , K4G41325FE-HC28	H	H	H	H	L	L	7
HYNIX , H5GC4H24AJR-R0C	L	H	H	H	L	L	6


Security Classification	Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
				Document Number LA-D581P
				Rev 0.4
				Date: Monday, September 26, 2016
				Sheet 51 of 80
























```

Adapter = 180W
CP = 180W/19.5V*0.9 = 8.30A
APDI = 1.66V
Hybrid trigger = CP*107% = 8.88A
ADPI = 1.77V
IPCC = 180W/19.5V*(1*0.95) = 8.77A
ADPI = 1.75V
IPCC(hybrid mode) = 180W/19.5V = 9.23A
ADPI = 1.85V
PROCHOT = 180W/19.5V+1 = 10.23A
ADPI = 2.04V


```

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	PWR CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-D581P		
				Date:	Wednesday, September 07, 2016	Sheet


Input Current: 7.5A
 $3.3V \times 10A / 0.85 / 12V = 2.23$
 $5V \times 10A / 0.85 / 12V = 5.27$



Input Current: 1A
 $1.2V \times 8.88A / 0.85 / 12V = 1$





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.2VP/0.6VSP	
Size		Document Number		Rev	
		LA-D581P		0.3	
Date		Wednesday, September 07, 2016		Sheet 64 of 80	




+2.5V_MEM
TDC 0.63A
Peak Current 0.9A
OCP Current 3.5A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +2.5V MEM	
Size	Document Number	LA-D581P			Rev 0.3
Date:	Wednesday, September 07, 2016	Sheet	65	of	80




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	PWR-+1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D581P	
				Date:	Wednesday, September 07, 2016
				Sheet	66 of 80
				Rev	0.3


Input 0.4A




+1.8VSP
TDC 2.26A
Peak Current 3A
OCP current 4A
FSW=1MHz
Choke DCR TYP MAX
0.045mohm , 0.059mohm

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2015/09/18		Deciphered Date		2016/09/18		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PWR +1.8VSP/+1.8VGSP		
								Size	Document Number	Rev
								LA-D581P		0.3
								Date:	Wednesday, September 07, 2016	
								Sheet	67 of 80	






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-+NVVDD2		
				Size	Document Number	Rev
					LA-D581P	0.5
				Date:	Wednesday, September 07, 2016	Sheet 70 of 80




+NVVDD
470uF X 4
47uF_0805 X 2
22uF_0603 X 4
10uF_0603 X 23
4.7uF_0603 X 9
1uF_0402 X 49

+NVVDD5
470uF X 3
22uF_0603_X5R X 7
1uF_0402 X 16




Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Docu	Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. WITHIN THE SHEET FOR THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-D581P	
Date: Wednesday, September 27, 2016				13Sheet	


VCC_CORE
TDC_PL2 :56A
Peak Current 68A
OCP Current 81.6A
DCR 0.66mohm +/-7%
Load Line 1.8mV/A




Input Current: 5.7A
1.5V*39A/0.85/12V=5.7



VCC_GT
TDC PL2 :39A
Peak Current 54A
OCP Current 64.8A
DCR 0.66mohm +/-7%
Load Line 2.65mV/A




VCC_SA
TDC PL2 :10A
Peak Current 11A
OCP Current 13.2A
DCR 7.4mohm typ
Load Line 9.1mV/A




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR VCORE +VCCGT, +VCCSA
				Size Document Number
				LA-D581P
				Rev 0.4
				Date: Wednesday, September 07, 2016
				ISheet 75 of 80

+VCC_CORE



VCC_CORE			
220uF	X3		
47uF_0805	X	4	
22uF_0603	X	8	
10uF_0402	X	28	
1uF_0201	X	63	

+VCCGT



VCC_GT			
220uF	X4		
47uF_0805	X	6	
22uF_0603	X	8	
10uF_0402	X	3	
1uF_0201	X	68	

+VCCSA

VCC_SA			
220uF	X1		
47uF_0805	X	1	
10uF_0402	X	7	
1uF_0201	X	3	

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2015/09/18	Deciphered Date	2016/09/18	Title		
					PWR_CPU DECOUPLING		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev		0.3
					Date		Wednesday, September 07, 2016
					Sheet		77 of 80